[Issue 5597] [64-bit] Illegal Instruction on Ancient Hardware

d-bugmail at puremagic.com d-bugmail at puremagic.com
Wed Feb 16 11:01:41 PST 2011


http://d.puremagic.com/issues/show_bug.cgi?id=5597



--- Comment #1 from David Simcha <dsimcha at yahoo.com> 2011-02-16 10:59:07 PST ---
BTW, I think this is related to the lahf instruction because it's apparently
been a big problem in the past with old 64-bit CPUs not supporting it.  Here's
the cpuinfo for the oldest hardware this code does work on.  The only
difference in flags looks to be lahf.

processor       : 0
vendor_id       : GenuineIntel
cpu family      : 6
model           : 15
model name      : Intel(R) Xeon(R) CPU           E7330  @ 2.40GHz
stepping        : 11
cpu MHz         : 2394.055
cache size      : 3072 KB
physical id     : 0
siblings        : 4
core id         : 0
cpu cores       : 4
apicid          : 0
initial apicid  : 0
fpu             : yes
fpu_exception   : yes
cpuid level     : 10
wp              : yes
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm
constant_tsc arch_perfmon pebs bts rep_good aperfmperf pni dtes64 monitor
ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca lahf_lm tpr_shadow vnmi
flexpriority
bogomips        : 4788.11
clflush size    : 64
cache_alignment : 64
address sizes   : 40 bits physical, 48 bits virtual
power management:

-- 
Configure issuemail: http://d.puremagic.com/issues/userprefs.cgi?tab=email
------- You are receiving this mail because: -------


More information about the Digitalmars-d-bugs mailing list