tooling quality and some random rant

[spir]

On 02/15/2011 03:47 AM, bearophile wrote:
> Don:
>
>> But still, cache effects are more important than instruction scheduling
>> in 99% of cases.
>
> I agree.
> CPUs have prefetching instructions, but D doesn't expose them as intrinsics. A bit more higher level visibility for those instructions may be positive today.
>
> Being D a system language, another possible idea is to partially unveil what's under the "array as a random access memory" illusion.

By the way, what does D rewrite:
     foreach (e ; array) {
         f(e);
     }
to? I would guess something along the line of:
     auto p = array.ptr
     while (notAtEnd) {
         f(*p);
         ++ p;
     }
?

Denis
-- 
_________________
vita es estrany
spir.wikidot.com